

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

re application of: John R. Chase

Attorney Docket No.: ALTRP098/A1185

Application No.: 10/693,546

Examiner: Not Yet Assigned

Filed: October 23, 2003

Group: 2123

Title: METHODS AND APPARATUS FOR AUTOMATED TESTBENCH GENERATION

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the U.S. Postal Service with sufficient postage as first-class mail on May 20, 2005 in an envelope address to the Commissioner for Patents, P.O. Box 1450

Alexandria, VA 22313-1450.

Signed:

Joyce L. Ferreira

## INFORMATION DISCLOSURE STATEMENT 37 CFR §§1.56 AND 1.97(b)

Mail Stop Amendment Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir:

The references listed in the attached PTO Form 1449, copies of which are attached, may be material to examination of the above-identified patent application. Applicants submit these references in compliance with their duty of disclosure pursuant to 37 CFR §§1.56 and 1.97. The Examiner is requested to make these references of official record in this application.

This Information Disclosure Statement is not to be construed as a representation that a search has been made, that additional information material to the examination of this application does not exist, or that these references indeed constitute prior art.

This Information Disclosure Statement is: (i) filed within three (3) months of the filing date of the above-referenced application, (ii) believed to be filed before the mailing date of a first Office Action on the merits, or (iii) believed to be filed before the mailing of a first Office Action after the filing of a Request for Continued Examination under §1.114. Accordingly, it is believed that no fees are due in connection with the filing of this Information Disclosure Statement. However, if it is determined that any fees are due, the Commissioner is hereby authorized to charge such fees to Deposit Account 500388 (Order No. ALTRP098).

Respectfully submitted,

BEYER WEAVEK & THOMAS, LLP

P.O. Box 70250 Oakland, CA 94612-0250

Registration No. 46,850



1449 (Modified)

Information Disclosure Statement By Applicant

(Use Several Sheets if Necessary)

Atty Docket No.

ALTRP098/A1185

Applicant: John R. Chase

Filing Date
October 23, 2003

Application No.:

10/693,546

Group 2123

## **U.S. Patent Documents**

Examiner Initial	No	Patent No.	Date	Patentee	Class	Sub- class	Filing Date
Intiai	A1	Tatent 140.	Date	1 dionico	Class	Oluso	Butt
	A2						
	A3						
	A4						
	A5						

Foreign Patent or Published Foreign Patent Application

Examiner		Document	Publication	Country or		Sub-	Trans	slation
Initial	No.	No.	Date	Patent Office	Class	class	Yes	No
	B1							
	B2							
	B3							
	B4							
	B5							

## **Other Documents**

Examiner					
Initial	No.	Author, Title, Date, Place (e.g. Journal) of Publication			
	C1	Hutton et al., "The Circuit Characterization and Generation Project at the			
		University of Toronto", www.eecg.toronto.edu/~mdhutton/gen/ downloaded			
		September 8, 2003			
		September 6, 2005			
	C2	Synopsys Products & Solutions, Design Platforms,			
		www.synopsys.com/products/products.html site modified August 1, 2003,			
		downloaded September 8, 2003			
	C2	downouded September 6, 2005			
	C3				
Examiner		Date Considered			
2					

Examiner: Initial citation considered. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.